Hardware Intern - Architecture, AI HW & System on a Chip
Tenstorrent University Jobs•Santa Clara, California, United States | Fort Collins, Colorado, United States | Boston, Massachusetts, United States | Austin, Texas, United States
The intern will contribute to SoC-level architecture, fabric/interconnect design, and verification for AI hardware platforms. Responsibilities include defining system requirements, developing architectural models, and performing RTL design and verification to ensure high-performance AI compute.
Requirements overview
Candidates must be currently pursuing a BS, MS, or PhD in EE, ECE, CE, or CS with coursework in digital design and computer architecture. Proficiency in scripting and programming languages like Python or C++ and familiarity with ASIC design concepts are required.
Key skills
ASIC designRTL designVerificationComputer architecturePerformance modelingPythonC++TclPerlDigital designLogic synthesisTiming analysisRISC-VFPGA designSystem on a ChipAI hardware
Resume keywordsJigup Pro
This job lists resume keywords
The terms this posting uses, pulled out so you can mirror them in your resume. Jigup Pro members see the list on the job board.
Tenstorrent is a next-generation computing company that builds computers for AI.
Headquartered in the U.S. with offices in Austin, Texas, and Silicon Valley, and global offices in Toronto, Belgrade, Seoul, Tokyo, and Bangalore, Tenstorrent brings together experts in the field of computer architecture, ASIC design, RISC-V technology, advanced systems, and neural network compilers. Tenstorrent is backed by Eclipse Ventures and Real Ventures, Archerman Capital, Samsung Catalyst Fund, and Hyundai Motor Group among others.
Join us: www.tenstorrent.com/careers.
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.
Overview: Before a single transistor gets placed, someone has to decide what the chip should actually be and ensure it functions to specs. This team makes those calls including System on a Chip (SoC) -level architecture, fabric/interconnect design, verification and not just core compute.
What you might work on: This posting spans multiple teams within Hardware Architecture & AI Hardware and SoC . One application, one recruiter screen - then we match you to the specific team and location that fits best. What each team does:
Architecture: We define and evaluate the system, CPU, memory, fabric, and chiplet-level decisions that shape future products. We analyze workloads, performance, power, and system requirements, develop architectural models, do tradeoff analyses, and specifications for implementation.
AI Hardware: We design and develop the core AI accelerator IP, including compute, data movement, and other specialized hardware blocks that enable high-performance AI workloads. We take these IPs from requirements through RTL design, verification, and delivery for SoC integration.
SOC : Our team is where everything comes together. We design and verify the integration of all subsystems and the final pieces that allow the chip to interact with the outside world; scaleout, memory and on-chip system management and security. We validate cross functional and performance requirements, and ultimately take the design to silicon.
This role is on-site, based out of Boston, MA or Austin, TX or Fort Collins, CO or Santa Clara, CA.
Who You Are
Currently pursuing a BS, MS, or PhD in EE, ECE, CE, or CS.
Coursework or projects in digital design, computer architecture and performance modeling.
Self-starter who brings sound judgment and practical problem-solving to every project with a solid interest in AI and hardware, along with the ability to take ownership and deliver results.
What We Need
Familiarity with ASIC design concepts, ranging from performance simulations, RTL design / verification, and logic synthesis / timing analysis
Scripting & programming skills (example: Python, PERL, tcl, C/C++); with experience using AI coding platforms
[Architecture] Experience with architectural simulators.
Exposure to RISC-V or other open ISAs is nice to have.
FPGA design experience is nice to have.
What You Will Learn
Taking designs from specification to RTL to verification, and learning the qualification checks and tools needed to do so.
How architectural tradeoffs (Architecture: Compute vs. memory vs. interconnect. AI HW/ SOC: Power, Performance & Area) get decided with data, not intuition.
Best practices for cross-functional collaboration, seeing firsthand how Architecture, RTL, Software, and Physical Design teams stay aligned through implementation.
Practical methods to integrate AI tools directly into your daily technical workflow.
[Architecture] Performance modeling methodology used before RTL existed.
USA Hiring Timelines
This internship opportunity is available throughout our 3 terms with the following corresponding recruitment cycles:
Winter Term: Jan–Apr work term, Sept–Dec recruit.
Summer Term: May–Aug work term, Oct–Apr recruit.
Fall Term: Sept–Dec work term, Jan–Aug recruit.
Please note these timelines are for reference only. Actual timelines may vary.
Compensation for all interns at Tenstorrent ranges from $50/hr - $70/hr including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.
Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.
This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.